

100-Pin TQFP Commercial Temp Industrial Temp

# 8M x 18, 4M x 32, 4M x 36 144Mb Sync Burst SRAMs

333 MHz-200 MHz 1.8 V or 2.5 V V<sub>DD</sub> 1.8 V or 2.5 V I/O

### **Features**

- FT pin for user-configurable flow through or pipeline operation
- Dual Cycle Deselect (DCD) operation
- 1.8 V or 2.5 V +10%/-10% core power supply
- 1.8 V or 2.5 V I/O supply
- **LBO** pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- RoHS-compliant 100-lead TQFP package

### **Functional Description**

### **Applications**

The GS81280E18/32/36GT-xxxV is a 150,994,944-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

### Controls

Addresses, data I/Os, chip enables  $(\overline{E1} \text{ and } \overline{E3})$ , address burst control inputs  $(\overline{ADSP}, \overline{ADSC}, \overline{ADV})$ , and write control inputs  $(\overline{Bx}, \overline{BW}, \overline{GW})$  are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable  $(\overline{G})$  and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{ADV}$ . The burst address counter may be configured to count in either linear or

interleave order with the Linear Burst Order ( $\overline{LBO}$ ) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

### Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the  $\overline{FT}$  mode pin (Pin 14). Holding the  $\overline{FT}$  mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding  $\overline{FT}$  high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

### **DCD Pipelined Reads**

The GS81280E18/32/36GT-xxxV is a DCD (Dual Cycle Deselect) pipelined synchronous SRAM. SCD (Single Cycle Deselect) versions are also available. DCD SRAMs pipeline disable commands to the same degree as read commands. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock.

### Byte Write and Global Write

Byte write operation is performed by using Byte Write enable  $(\overline{BW})$  input combined with one or more individual byte write signals  $(\overline{Bx})$ . In addition, Global Write  $(\overline{GW})$  is available for writing all bytes at one time, regardless of the Byte Write control inputs.

### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

### Core and Interface Voltages


The GS81280E18/32/36GT-xxxV operates on a 1.8 V or 2.5 V power supply. All input are 1.8 V and 2.5 V compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuits and are 1.8 V and 2.5 V compatible.

### **Parameter Synopsis**

		-333	-250	-200	Unit
Pipeline	t <sub>KQ</sub>	2.5	2.5	3.0	ns
	tCycle	3.0	4.0	5.0	ns
3-1-1-1	Curr (x18)	530	430	360	mA
	Curr (x32/x36)	580	460	390	mA
Flow Through	t <sub>KQ</sub>	4.5	5.5	6.5	ns
	tCycle	4.5	5.5	6.5	ns
2-1-1-1	Curr (x18)	400	360	285	mA
	Curr (x32/x36)	420	380	320	mA



### GS81280E18 100-Pin TQFP Pinout (Package GT)




### Note:

Pins marked with NC can be tied to either V<sub>DD</sub> or V<sub>SS</sub>. These pins can also be left floating.



### GS81280E32 100-Pin TQFP Pinout (Package GT)




### Noto

Pins marked with NC can be tied to either V<sub>DD</sub> or V<sub>SS</sub>. These pins can also be left floating.



### GS81280E36 100-Pin TQFP Pinout (Package GT)



### Note:

Pins marked with NC can be tied to either V<sub>DD</sub> or V<sub>SS</sub>. These pins can also be left floating.




# **TQFP Pin Description**

Symbol	Туре	Description
A0, A1	I	Address field LSBs and Address Counter preset Inputs
А	I	Address Inputs
DQA DQB DQc DQD	I/O	Data Input and Output pins
NC		No Connect
BW	I	Byte Write—Writes all enabled bytes; active low
B <sub>A</sub> , B <sub>B</sub>	I	Byte Write Enable for DQA, DQB Data I/Os; active low
Bc, Bo	I	Byte Write Enable for DQc, DQp Data I/Os; active low
СК	I	Clock Input Signal; active high
GW	I	Global Write Enable—Writes all bytes; active low
E <sub>1</sub> , E <sub>3</sub>	I	Chip Enable; active low
G	I	Output Enable; active low
ADV	1	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep Mode control; active high
FT	I	Flow Through or Pipeline mode; active low
LBO	I	Linear Burst Order mode; active low
$V_{DD}$	1	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
$V_{\mathrm{DDQ}}$	I	Output driver power supply
NC	_	No Connect
NU	_	Not Used—There is an internal chip connection to these pins, but they are unused by the device. They may be left unconnected, tied Low (to $V_{SS}$ ), or tied High (to $V_{DDQ}$ or $V_{DD}$ ).



## GS81280E18/32/36 Block Diagram



Note: Only x36 version shown for simplicity.



### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LBO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control		H or NC	Pipeline
Dower Down Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>

### Note:

There is a pull-up device on the  $\overline{FT}$  pin and a pull-down device on the ZZ pin , so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

### **Burst Counter Sequences**

### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

### Note:

The burst counter wraps to initial state on the 5th clock.

### **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

### Note:

The burst counter wraps to initial state on the 5th clock.



### Byte Write Truth Table

Function	GW	BW	- Ba	- B <sub>B</sub>	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Write No Bytes	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs,  $\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$  and/or  $\overline{BD}$ .
- 2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
- 4. Bytes "C" and "D" are only available on the x32 and x36 versions.




### **Synchronous Truth Table**

Operation	Address Used	State Diagram Key	E1	E3	ADSP	ADSC	ADV	W	$DQ^3$
Deselect Cycle, Power Down	None	Х	L	Н	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	Н	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	Н	Х	Х	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	L	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	L	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	L	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Х	Х	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Х	Х	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	T	D

- 1. X = Don't Care, H = High, L = Low
- 2. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 3.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
- 4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic <u>synchronous</u> or <u>synchronous</u> burst operations and may be avoided for simplicity.
- 5. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
- 6. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.




### **Simplified State Diagram**



- The diagram shows only supported (tested) synchronous state transitions. The diagram  $\underline{\text{presumes }\overline{\text{G}}\text{ is }\underline{\text{tied}}\text{ low.}}$  The  $\underline{\text{upper}}$  portion of the diagram assumes active use of only the Enable (E1) and Write (BA,  $\overline{\text{BB}}$ ,  $\overline{\text{BC}}$ ,  $\overline{\text{BD}}$ ,  $\overline{\text{BW}}$ , and  $\overline{\text{GW}}$ ) control inputs, and that ADSP is tied high and ADSC is tied low.
- The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and 3. assumes ADSP is tied high and ADV is tied low.



# Simplified State Diagram with $\overline{\mathbf{G}}$



- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



# Absolute Maximum Ratings (All voltages reference to $V_{SS}$ )

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 4.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5$ to $V_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
V <sub>IN</sub>	Voltage on Other Input Pins	$-0.5$ to $V_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
I <sub>IN</sub>	Input Current on Any Pin	+/—20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/—20	mA
$P_{D}$	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

### Power Supply Voltage Ranges (1.8 V/2.5 V Version)

Parameter	Symbol	Min.	Тур.	Max.	Unit
1.8 V Supply Voltage	V <sub>DD1</sub>	1.7	1.8	2.0	V
2.5 V Supply Voltage	$V_{DD2}$	2.3	2.5	2.7	V
1.8 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ1</sub>	1.7	1.8	$V_{DD}$	V
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	V <sub>DD</sub>	V

# $V_{DDQ2}$ & $V_{DDQ1}$ Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.3*V <sub>DD</sub>	V

### Note:

Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



### **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Junction Temperature (Commercial Range Versions)	Тј	0	25	85	°C
Junction Temperature (Industrial Range Versions)*	TJ	-40	25	100	°C

### Note:


### Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C <sub>o</sub> /M)
100 TQFP	4-layer	38.28	33.86	32.67	12.74	3.99


### Notes:

- 1. Thermal Impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.
- 2. Please refer to JEDEC standard JESD51-6.
- 3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

### **Undershoot Measurement and Timing**



### **Overshoot Measurement and Timing**



### Note:

Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

### Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

### Note

These parameters are sample tested.


<sup>\*</sup> The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



### **AC Test Conditions**

Parameter	Conditions	
Input high level	V <sub>DD</sub> – 0.2 V	
Input low level	0.2 V	
Input slew rate	1 V/ns	
Input reference level	V <sub>DD</sub> /2	
Output reference level	V <sub>DDQ</sub> /2	
Output load	Fig. 1	

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.





# **Operating Currents**

	=										
	Unit		mA	mA	mA	mA	mA	mA	mA	mA	
-200	<b>–</b> 40	to 100°C	410	340	380	305	110	110	130	130	
-2	o to	၁္ဂ ၄	390	320	360	285	06	06	110	110	
-250	<b>-</b> 40	to 100°C	480	400	450	380	110	110	140	140	
-5	0 to	၁္ဌ	460	380	430	360	06	06	120	120	
-333	-40 to	100°C	009	440	550	420	110	110	140	140	
-33	0 to	၁ ့ (8	580	420	530	400	06	06	120	120	
	Symbol		aal	aal	aal	aal	lSB	lSB	aa <sub>l</sub>	aal	
	Mode		Pipeline	Flow Through	Pipeline	Flow Through	Pipeline	Flow Through	Pipeline	Flow Through	
	_		(98×/68×)	(00V/70V)	(v18)	61 45	I			l	
	Test Conditions		Device Selected; All other inputs		$\geq V_{II}$ or $\leq V_{IL}$ Output open		$ZZ \geq V_{DD} - 0.2 \text{ V}$		Device Deselected; All other inputs ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub>		
	Parameter		Operating Current		Operating Current		Standby	Current	Deselect Current		N - 1 - 1

Notes:

 $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD3},\,V_{DD2},\,V_{DDQ3},$  and  $V_{DDQ2}$  operation. All parameters listed are worst case scenario.



### **AC Electrical Characteristics**


	Parameter	Symbol	-33	33	-250		-200		Unit
	r ai ailletei	Symbol	Min	Max	Min	Max	Min	Max	Ľ
	Clock Cycle Time	tKC	3.0	_	4.0	_	5.0	_	ns
	Clock to Output Valid	tKQ	_	2.5	_	2.5		3.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5		1.5	_	ns
Pipeline	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	_	1.5		1.5	_	ns
	Setup time	tS	1.0	_	1.2	_	1.4	_	ns
	Hold time	tH	0.1		0.2		0.4	_	ns
	Clock Cycle Time	tKC	4.5		5.5	_	6.5		ns
	Clock to Output Valid	tKQ	_	4.5	_	5.5		6.5	ns
Flow Through	Clock to Output Invalid	tKQX	2.0		2.0		2.0		ns
Flow Through	Clock to Output in Low-Z	tLZ <sup>1</sup>	2.0		2.0		2.0	_	ns
	Setup time	tS	1.3	_	1.5	_	1.5		ns
	Hold time	tH	0.3	_	0.5	_	0.5		ns
	Clock HIGH Time	tKH	1.0	_	1.3	_	1.3		ns
	Clock LOW Time	tKL	1.2		1.5		1.5		ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.5	1.5	2.5	1.5	3.0	ns
	G to Output Valid	tOE	_	2.5	_	2.5	_	3.0	ns
	G to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	_	0	_	ns
<b>-</b>	G to output in High-Z	tOHZ <sup>1</sup>	_	2.5	_	2.5	_	3.0	ns
-	ZZ setup time	tZZS <sup>2</sup>	5	_	5	_	5	_	ns
	ZZ hold time	tZZH <sup>2</sup>	1		1	_	1	_	ns
Natas	ZZ recovery	tZZR	20		20	_	20	_	ns

<sup>1.</sup> These parameters are sampled and are not 100% tested.

<sup>2.</sup> ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




# Pipeline Mode Timing (DCD)





### Flow Through Mode Timing (DCD)




### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.



Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.


### Sleep Mode Timing Diagram






# TQFP Package Drawing (Package GT)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	_
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	_
Y	Coplanarity			0.10
θ	Lead Angle	0°	_	7°





- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.



### Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
8M x 18	GS81280E18GT-333V	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	С
8M x 18	GS81280E18GT-250V	Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
8M x 18	GS81280E18GT-200V	Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
4M x 32	GS81280E32GT-333V	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	С
4M x 32	GS81280E32GT-250V	Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
4M x 32	GS81280E32GT-200V	Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
4M x 36	GS81280E36GT-333V	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	С
4M x 36	GS81280E36GT-250V	Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
4M x 36	GS81280E36GT-200V	Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
8M x 18	GS81280E18GT-333IV	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	I
8M x 18	GS81280E18GT-250IV	Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	I
8M x 18	GS81280E18GT-200IV	Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	I
4M x 32	GS81280E32GT-333IV	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	I
4M x 32	GS81280E32GT-250IV	Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	I
4M x 32	GS81280E32GT-200IV	Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	I
4M x 36	GS81280E36GT-333IV	Pipeline/Flow Through	RoHS-compliant TQFP	333/4.5	I
4M x 36	GS81280E36GT-250IV	Pipeline/Flow Through RoHS-compliant TQFP 250/5		250/5.5	I
4M x 36	GS81280E36GT-200IV	Pipeline/Flow Through			

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8128018GT-333IVT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. C = Commercial Temperature Range. I = Industrial Temperature Range.
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<a href="www.gsitechnology.com">www.gsitechnology.com</a>) for a complete listing of current offerings.



# 144Mb Sync SRAM Datasheet Revision History

File Name	Types of Changes Format or Content	Revisions
81280Exx_V_r1		Creation of new datasheet
81280Exx_V_r1_01	Content	Updated for MP status