

**165-Bump BGA Commercial Temp Industrial Temp**

# **288Mb SigmaSIOTM DDR-II Burst of 2 SRAM**

**400 MHz–250 MHz**  1.8 V  $V_{DD}$ **1.8 V and 1.5 V I/O**

## **Features**

- Simultaneous Read and Write SigmaSIO™ Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- DLL circuitry for wide output data valid window and future frequency scaling
- Burst of 2 Read and Write
- $\cdot$  1.8 V +100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ mode pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- RoHS-compliant 165-bump BGA package

## **SigmaSIO**™ **Family Overview**

GS82582S18/36GE are built in compliance with the SigmaSIO DDR-II SRAM pinout standard for Separate I/O synchronous SRAMs. They are 301,989,888-bit (288Mb) SRAMs. These are the first in a family of wide, very low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

## **Clocking and Addressing Schemes**

A Burst of 2 SigmaSIO DDR-II SRAM is a synchronous device. It employs dual input register clock inputs, K and K. The device also allows the user to manipulate the output register clock input quasi independently with dual output register clock inputs, C and C. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead. Each Burst of 2 SigmaSIO DDR-II SRAM also supplies Echo Clock outputs, CQ and  $\overline{CQ}$ , which are synchronized with read data output. When used in a source synchronous clocking scheme, the Echo Clock outputs can be used to fire input registers at the data's destination.

Each internal read and write operation in a SigmaSIO DDR-II B2 RAM is two times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore, the address field of a SigmaSIO DDR-II B2 is always one address pin less than the advertised index depth (e.g., the 16M x 18 has an 8M addressable index).

**Parameter Synopsis**







**16M x 18 SigmaQuad SRAM—Top View**

**11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch**

**Notes:**

1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.

2. A7 is the expansion address.





**8M x 36 SigmaQuad SRAM—Top View**

**11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch**

#### **Notes:**

1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.

2. BW2 controls writes to D18:D26. BW3 controls writes to D27:D35.

3. A2 is the expansion address.



## **Pin Description Table**



## **Notes:**

1. C,  $\overline{C}$ , K, or  $\overline{K}$  cannot be set to  $V_{REF}$  voltage.

2. When ZQ pin is directly connected to  $V_{DDQ}$ , output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

3. NC = Not Connected to die or any other pin



## **Background**

Separate I/O SRAMs, like SigmaQuad SRAMs, are attractive in applications where alternating reads and writes are needed. On the other hand, Common I/O SRAMs like the SigmaCIO family are popular in applications where bursts of read or write traffic are needed. The SigmaSIO SRAM is a hybrid of these two devices. Like the SigmaQuad family devices, the SigmaSIO features a separate I/O data path, offering the user independent Data In and Data Out pins. However, the SigmaSIO devices offer a control protocol like that offered on the SigmaCIO devices. Therefore, while SigmaQuad SRAMs allow a user to operate both data ports at the same time, they force alternating loads of read and write addresses. SigmaSIO SRAMs allow continuous loads of read or write addresses like SigmaCIO SRAMs, but in a separate I/O configuration.

Like a SigmaQuad SRAM, a SigmaSIO DDR-II SRAM can execute an alternating sequence of reads and writes. However, doing so results in the Data In port and the Data Out port stalling with nothing to do on alternate transfers. A SigmaQuad device would keep both ports running at capacity full time. On the other hand, the SigmaSIO device can accept a continuous stream of read commands and read data or a continuous stream of write commands and write data. The SigmaQuad device, by contrast, restricts the user from loading a continuous stream of read or write addresses. The advantage of the SigmaSIO device is that it allows twice the random address bandwidth for either reads or writes than could be acheived with a SigmaQuad version of the device. SigmaDDR (CIO) SRAMs offer this same advantage, but do not have the separate Data In and Data Out pins offered on the SigmaSIO SRAMs. Therefore, SigmaSIO devices are useful in psuedo dual port SRAM applications where communication of burst traffic between two electrically independent busses is desired.

Each of the three SigmaQuad Family SRAMs—SigmaQuad, SigmaDDR, and SigmaSIO—supports similar address rates because random address rate is determined by the internal performance of the RAM. In addition, all three SigmaQuad Family SRAMs are based on the same internal circuits. Differences between the truth tables of the different devices proceed from differences in how the RAM's interface is contrived to interact with the rest of the system. Each mode of operation has its own advantages and disadvantages. The user should consider the nature of the work to be done by the RAM to evaluate which version is best suited to the application at hand.

## **Burst of 2 SigmaSIO DDR-II SRAM DDR Read**

The status of the Address Input,  $R/\overline{W}$ , and  $\overline{LD}$  pins are sampled at each rising edge of K.  $\overline{LD}$  high causes chip disable. A high on the  $R/\overline{W}$  pin begins a read cycle. The two resulting data output transfers begin after the next rising edge of the K clock. Data is clocked out by the next rising edge of the  $\overline{C}$  if it is active. Otherwise, data is clocked out at the next rising edge of  $\overline{K}$ . The next data chunk is clocked out on the rising edge of C, if active. Otherwise, data is clocked out on the rising edge of K.

## **Burst of 2 SigmaSIO DDR-II SRAM DDR Write**

The status of the Address Input,  $R/\overline{W}$ , and  $\overline{LD}$  pins are sampled at each rising edge of K.  $\overline{LD}$  high causes chip disable. A low on the  $R/\overline{W}$  pin, begins a write cycle. Data is clocked in by the next rising edge of K and then the rising edge of  $\overline{K}$ .



## **Special Functions**

### **Byte Write Control**

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g.,  $\overline{BW0}$  controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 2-beat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

## **Example x18 RAM Write Sequence using Byte Write Enables**



## **Resulting Write Operation**



## **Output Register Control**

SigmaSIO DDR-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and  $\overline{K}$  clocks. If the C and  $\overline{C}$  clock inputs are tied high, the RAM reverts to K and  $\overline{K}$  control of the outputs.







#### **Note:**

For simplicity BWn is not shown.







## **FLXDrive-II Output Driver Impedance Control**

HSTL I/O SigmaSIO DDR-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to  $V_{SS}$  via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a vendor-specified tolerance is between  $175\Omega$  and  $350\Omega$ . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

## **Power-Up Initialization**

After power-up, stable input clocks must be applied to the device for 20  $\mu$ s prior to issuing read and write commands. See the t<sub>KInit</sub> timing parameter in the **AC Electrical Characteristics** section.

## **Note:**

The  $t_{KInit}$  requirement is independent of the tLock requirement, which specifies how many cycles of stable input clocks (2048) must be applied after the Doff pin has been driven High in order to ensure that the DLL locks properly (and the DLL must lock properly before issuing read and write commands). However,  $t_{\text{KInit}}$  is greater than  $t_{\text{KLock}}$ , even at the slowest permitted cycle time of 8.4 ns (2048\*8.4 ns = 17.2 µs). Consequently, the 20 µs associated with  $t_{\text{KInit}}$  is sufficient to cover the  $t_{\text{KLock}}$  requirement at power-up if the  $\overline{Doff}$  pin is driven High prior to the start of the 20  $\mu s$  period.

Also,  $t_{KInit}$  only needs to be met once, immediately after power-up, whereas  $t_{KLock}$  must be met any time the DLL is disabled/reset (whether by toggling  $\overline{Diff}$  Low or by stopping K clocks for  $> 30$  ns).



## **Separate I/O Burst of 2 Sigma SIO-II SRAM Truth Table**

#### **Notes:**

1.  $"1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"$ 

2. Q0 and Q1 indicate the first and second pieces of output data transferred during Read operations.

3. D0 and D1 indicate the first and second pieces of input data transferred during Write operations.

4. Users should not clock in metastable addresses.



## **B2 Byte Write Clock Truth Table**



**Notes:**

1. "1" = input "high"; " $0$ " = input " $low$ "; "X" = input "don't care"; "T" = input "true"; "F" = input "false".

2. If one or more  $\overline{BW} = 0$ , then  $\overline{BW} = "T"$ , else  $\overline{BW} = "F"$ .





## **x36 Byte Write Enable (BWn) Truth Table**



## **x18 Byte Write Enable (BWn) Truth Table**





## **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS}$ )



#### **Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

## **Recommended Operating Conditions**

## **Power Supplies**



**Note:**

The power supplies need to be powered up simultaneously or in the following sequence: V<sub>DD</sub>, V<sub>DDO</sub>, V<sub>REF</sub>, followed by signal inputs. The power down sequence must be the reverse. V<sub>DDQ</sub> must not exceed V<sub>DD</sub>. For more information, read AN1021 SigmaQuad and SigmaDDR Power-Up.

## **Operating Temperature**



**Note:**

\* The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



## **Thermal Impedance**



**Notes:**

1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.

2. Please refer to JEDEC standard JESD51-6.

3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

## **HSTL I/O DC Input Characteristics**



**Note:**

Compatible with both 1.8 V and 1.5 V I/O drivers

## **HSTL I/O AC Input Characteristics**



**Notes:**

1. The peak-to-peak AC component superimposed on  $V_{REF}$  may not exceed 5% of the DC component of  $V_{REF}$ .

2. To guarantee AC characteristics,  $V_{I|H}$ ,  $V_{I|L}$ , Trise, and Tfall of inputs and clocks must be within 10% of each other.

3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.

## **Undershoot Measurement and Timing Overshoot Measurement and Timing**







## **Capacitance**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$ 



**Note:** 

This parameter is sample tested.

## **AC Test Conditions**



#### **Note:**

Test conditions as specified with output loading as shown unless otherwise noted.

## **AC Test Load Diagram**



 $RQ = 250 \Omega$  (HSTL I/O)  $V_{REF} = 0.75 V$ 

## **Input and Output Leakage Characteristics**





## **Programmable Impedance HSTL Output Driver DC Electrical Characteristics**



**Notes:**

1.  $I_{OH} = (V_{DDQ}/2) / (RQ/5) +/- 15\% \text{ @ } V_{OH} = V_{DDQ}/2$  (for: 175 $\Omega \leq RQ \leq 350\Omega$ ).

2.  $I_{OL} = (V_{DDQ}/2) / (RQ/5)$  +/-15%  $\textcircled{v}$   $V_{OL} = V_{DDQ}/2$  (for: 175 $\Omega \leq RQ \leq 350\Omega$ ).

3. Parameter tested with RQ =  $250\Omega$  and  $V_{DDQ}$  = 1.5 V or 1.8 V

4.  $0\Omega \leq RQ \leq \infty\Omega$ 

5.  $I_{OH} = -1.0$  mA

6.  $I_{OL} = 1.0 \text{ mA}$ 





1. Power measured with output pins floating.  $\alpha$   $\alpha$   $+$ 

Power measured with output pins floating.<br>Minimum cycle, l<sub>ourt</sub> = 0 mA 2. Minimum cycle,  $I_{\text{OUT}}$  = 0 mA

Operating current is calculated with 50% read cycles and 50% write cycles.<br>Standby Current is only after all pending read and write burst operations are completed. 4. Standby Current is only after all pending read and write burst operations are completed. 3. Operating current is calculated with 50% read cycles and 50% write cycles.

**Operating Currents**

**Operating Currents** 

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



## **AC Electrical Characteristics**



#### **Notes:**

1. All Address inputs must meet the specified setup and hold times for all latching clock edges.

2. Control singles are R/ $\overline{W}$ , LD.

3. Control singles are  $\overline{BW0}$ ,  $\overline{BW1}$  (and  $\overline{BW2}$ ,  $\overline{BW3}$  for x36).

4. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters

- 5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0**°**C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70**°**C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- 6. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 7.  $V_{DD}$  slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once  $V_{DD}$  and input clock are stable.
- 8. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.
- 9. After device power-up, 20 $\mu$ s of stable input clocks (as specified by  $t_{\text{KInit}}$ ) must be supplied before reads and writes are issued.



## **AC Electrical Characteristics (Continued)**



#### **Notes:**

1. All Address inputs must meet the specified setup and hold times for all latching clock edges.

2. Control singles are  $R/\overline{W}$ ,  $\overline{LD}$ .

3. Control singles are BW0, BW1 (and BW2, BW3 for x36).

4. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters

5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0**°**C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70**°**C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.

6. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

7.  $V_{DD}$  slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once  $V_{DD}$  and input clock are stable.

8. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.

9. After device power-up, 20 $\mu$ s of stable input clocks (as specified by t<sub>KInit</sub>) must be supplied before reads and writes are issued.



















## **JTAG Port Operation**

## **Overview**

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DD}$ .

## **Disabling the JTAG Port**

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

## **JTAG Pin Descriptions**



## **Note:**

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

## **JTAG Port Registers**

## **Overview**

The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

## **Instruction Register**

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

## **Bypass Register**

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.



#### **Boundary Scan Register**

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

## **JTAG TAP Block Diagram**



#### **Identification (ID) Register**

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.



## **ID Register Contents**



## **Tap Controller Instruction Set**

## **Overview**

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



**JTAG Tap Controller State Diagram**



### **Instruction Descriptions**

#### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### **SAMPLE/PRELOAD**

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.



Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

#### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### **SAMPLE-Z**

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.



## **JTAG TAP Instruction Set Summary**

**Notes:**

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.



## **JTAG Port Recommended Operating Conditions and DC Characteristics**



**Notes:**

- 1. Input Under/overshoot voltage must be  $-1$  V < Vi < V<sub>DDn</sub> +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
- 2.  $V_{\text{ILJ}} \leq V_{\text{IN}} \leq V_{\text{DDn}}$
- 3.  $0 V \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- 5. The TDO output driver is served by the  $V_{DD}$  supply.
- 6.  $I_{OHJ} = -2 \text{ mA}$
- 7.  $I_{OLJ} = + 2 mA$
- 8.  $I_{OHJC} = -100 \text{ uA}$
- 9.  $I_{\text{OLIC}} = +100 \text{ uA}$

## **JTAG Port AC Test Conditions**



**Notes:**

- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.



\* Distributed Test Jig Capacitance



## **JTAG Port Timing Diagram**



## **JTAG Port AC Electrical Characteristics**





**Package Dimensions—165-Bump FPBGA (Package GE)**







## **Ordering Information—GSI SigmaSIO DDR-II SRAM**



#### **Notes:**

1. For Tape and Reel add the character "T" to the end of the part number. Example: GS82582S36GE-300T.

2. C = Commercial Temperature Range. I = Industrial Temperature Range.

## **SigmaSIO DDR-II Revision History**



Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



