 |
 |
Low Latency DRAMs (LLDRAM II)
Common I/O
& Separate I/O
|
|
| |
|
|
GSI's Low Latency DRAM (LLDRAM II) is an ideal solution for advanced data networking applications. It offers an eight-bank memory array architecture to improve the probability of a bank being ready for access, a simplified address interface, and double data transfer rates. The result is a device that can maintain near-100% bus utilization for many networking tasks.
GSI's LLDRAM devices are ideal for 10GbE, 40GbE and 100GbE packet buffering and inspection tasks. They are the technology of choice on a variety of Network Processor Units and FPGA Architectures.
|
|
 = Available in both 6/6 and 5/6 RoHS compliance |
 = Available in only 5/6 RoHS compliance |
| |
 Part Number Decoder |
|
Competitor Cross Reference |
Common I/O LLDRAM II
|
|
|
|
|
|
|
|
Verilog |
BSDL |
VHDL |
IBIS |
|
16M x 36 |
533, 400, 300 |
144-ball micro-BGA
(L/GL) |
Samples Available |
|
|
|
|
|
|
32M x 18
|
533, 400, 300 |
144-ball micro-BGA
(L/GL) |
Samples Available |
|
|
|
|
|
|
64M x 9 |
533, 400, 300 |
144-ball micro-BGA
(L/GL) |
Samples Available |
|
|
|
|
|
Separate I/O LLDRAM II
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
Verilog |
BSDL |
VHDL |
IBIS |
|
32M x 18 |
|
144-ball micro-BGA
(L/GL)
|
Samples Available |
|
|
|
|
|
|
64M x 9 |
|
144-ball micro-BGA
(L/GL)
|
Samples Available |
|
|
|
|
|
|
